Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Memory compilers and memory power consumption estimations

Status
Not open for further replies.

bardine

Newbie level 1
Newbie level 1
Joined
Oct 16, 2007
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,289
Hi I am a "cpu architect" quite new to eda tools and similar.
I reached this forum while I was looking for a memory compiler ( or better a "cache compiler") that is able to (roughly) evaluate the energy aspects of the cache as a whole. In particular what happens to the cache energy consumpitions in the turning on phases and in the rest phases.
Does anybody have suggestions about tools, books and links?

Thank you,
Bardine
 

Re: Memory compilers and memory power consumption estimation

Hi

Cacti from hp Labs is a tool which is availble specifically for cache.

You can download the web interface and the source code of Cacti from the link below:
http://www.hpl.hp.com/research/cacti/

Apart from Cacti, Faraday-Tech also provides memory compiler by the name of Memaker.
You can get more info from Faraday Tech website :D
 

Hi,

What about Normal memories (not caches). how can i estimate the power consumption of it.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top