Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by balakrishna

  1. B

    Help me write a VHDL code for a down counter

    hi, I want to write vhdl code for a down counter. After the count decrements to zero, the counter have to generate a pulse to indicate COUNT = 0. This pulse duration should be les than one clock pulse duration. Please anybody help me to write code. I already writtened the...
  2. B

    Help me to write VHDL code for VGA signal generation

    hi friends, I am in very early stage of writing vhdl code. Please anybody help me to write VHDL code for VGA signal generation.
  3. B

    Help me with VHDL code for two 8-bit registers and 16-bit counter application

    Hi friends, I am writing VHDL code for one application. In that application, Two 8-bit Registers and one 16-bit Counter will be there. The Counter is a DOWN counter. The Register is loaded from external 8-bit Micro Processor(MP) and each Register is referenced with a separate address...
  4. B

    Help me with VHDL code for two 8-bit registers and 16-bit counter application

    Hi friends, I am wtiting VHDL code for one application. In that application, Two 8-bit Registers and one 16-bit Counter will be there. The Counter is a DOWN counter. The Register is loaded from external 8-bit Micro Processor(MP) and each Register is referenced with a separate address...
  5. B

    Warnings when generating JEDEC file using LCMXO2280c

    hello friends, I am writing code for vga signal generation. When i generate JEDEC file using LCMXO2280c, it is reporting that The process "JEDEC FILE" updated successfully, but warnings were generated. The warnigs are like as follows WARNING - ngdbuild...
  6. B

    The importance of test benches in VHDL coding and rules for writing it

    Now i am learning vhdl code writing. Please tell me the importance of test benches in vhdl coding and the rules that have to follow to write test benches?

Part and Inventory Search

Back
Top