Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
hi,
I want to write vhdl code for a down counter. After the count decrements to zero, the counter have to generate a pulse to indicate COUNT = 0. This pulse duration should be les than one clock pulse duration.
Please anybody help me to write code.
I already writtened the...
Hi friends,
I am writing VHDL code for one application. In that application, Two 8-bit Registers and one 16-bit Counter will be there. The Counter is a DOWN counter.
The Register is loaded from external 8-bit Micro Processor(MP) and each Register is referenced with a separate address...
Hi friends,
I am wtiting VHDL code for one application. In that application, Two 8-bit Registers and one 16-bit Counter will be there. The Counter is a DOWN counter.
The Register is loaded from external 8-bit Micro Processor(MP) and each Register is referenced with a separate address...
hello friends,
I am writing code for vga signal generation. When i generate JEDEC file using LCMXO2280c, it is reporting that
The process "JEDEC FILE" updated successfully,
but warnings were generated.
The warnigs are like as follows
WARNING - ngdbuild...
Now i am learning vhdl code writing.
Please tell me the importance of test benches in vhdl coding and the rules that have to follow to write test benches?
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.