Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
can i use reset in sensitivity list like this.............?
here i want to generate one signal so that it will behave exactly like reset with out any delay's and and i want to generate one flag which tells that reset operation was done,
DOUBT: as i am new to verilog, here i have...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
