Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Can anyone explain the difference between the blocking and non-blocking statements in Verilog HDL with eg.
Also i need difference between task and function with egs.
why do we need rule
1)"Why we need design rules??"
2)"Why design rules so important??"
3)"What will happen during IC fabrication if design rules for some blocks are violated
nmos holes
1. is there any value for the mobility of electrons and holes ?
2. which mobility is higher? either electrons or holes ??
3. Whether NMOS or PMOS is faster ?? Give explanation whichever is faster??
How scaling is done from 90 to 45nm then to 22nm directly??
will designers check from 90, 89, 87...50,49..45 likewise??
or will designers predict an optimistic length(nm) at the very early stage and start analysing??
plzz explain briefly how its happening.
can anybody explain briefly the relationship between temperature and mobility in a semiconductor ???
If temperature increases mobility increases? How????
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
