Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by Bagherieda

  1. B

    SAR ADC Measurement Results

    Hi, I have done measurements on a SAR ADC that somebody else has designed. It is a 12-bit conventional SAR ADC with bridge-capacitor architecture for the DAC. The photo shows the output of the ADC for an input sine wave. As you see, the bit 5 is very inactive. This is what I do not understand...
  2. B

    [Moved]: BSIM Result vs. Simulation Tool Result

    Not a typo. I actually changed it to a positive one, and it gave me a different value of Vdsat which is not correct.
  3. B

    [Moved]: BSIM Result vs. Simulation Tool Result

    Hi, I am trying to build a simplified model of a MOSFET to decrease the simulation time for the optimization of an Analog circuit. For this purpose, I have been going through the BSIM4 manual to extract the MOSFET modeling equations. Yet, for some of the intermediate parameters, I see a huge...
  4. B

    Problem in using bsim SOI veriloga code in Cadence

    Hi Sitansusekhar, I'm having the same issue. Have you found the solution yet? Cheers,

Part and Inventory Search

Back
Top