Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
hi,
If VB is fixed voltage, and VA > VB, output Vx will change from low to high.
The input offset error primary determined by mismatch of IB for both branch and also the size of transistor MP1 & MP2. IB can be implemented using cascode current mirror to increase its impedance and the size MP1...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
