Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi everyone
When design a multi-voltage chip, the DDR goto a self-refresh state when the cke are low. But the major logic of the chip are power down, if the ddr controller and ddr phy are being power down, who will keep the cke down? Do they achieve this by outside pullup/down?
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.