Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

DDR CKE singal implementation

Status
Not open for further replies.

Azrael

Newbie level 1
Joined
Mar 29, 2010
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,286
Hi everyone
When design a multi-voltage chip, the DDR goto a self-refresh state when the cke are low. But the major logic of the chip are power down, if the ddr controller and ddr phy are being power down, who will keep the cke down? Do they achieve this by outside pullup/down?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top