Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I'm trying to implement MAC in verilog. For multiplication part I'm using Booth Algorithm. I've made a separate module for the multiplication part booth_mul.v (lets say).
Now what I want to do is to add the products generated subsequently. For this I intended to call this(booth_mul) module...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
