Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
The reason for the poor insertion loss while cascading two filters is due to mismatch uncertainty.
This mismatch uncertainty is high if the ports going to be cascaded have poor return loss
The ports to be cascaded has to be matched not only for amplitude but for phase also (complex...
I want to track frequency ramp which is given to the reference input of the PLL.
Now if i use some N counter value I could multiply the sweep which i have fed in the reference port
also please suggest me literature to know more about sigma delta modualtor based PLL.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.