Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,
I have been trying to plot the DC characteristics for RRAM. I am getting the Transient characteristics correctly but when i do the DC sweep analysis it produces faulty results.
even in the benchmark circuits provided by the RRAM model developers even in the DCC sweep analysis they apply...
i am using 90nm PTM model for SRAM design and want calculate the bit line capacitance for which we have to find out the drain terminal capacitance of access transistor now the model file has cgdo = 1.9e-010 and cgdl = 2.653e-10,so my question is what these capacitance's actually mean and which...
Hi...
How do i reduce the threshold voltage(Vth) of a single NMOS transistor in a circuit?the model file specifies 0.37v(TSMC 90nm node) but for my circuit i need the Vth to be around 0.2v,applying body bias increases the threshold voltage,how to reduce the Vth??
Thank you in advance
Hi,
I am working on NBTI aware SRAM so how do i model NBTI in SILVACO,do they provide any model file for NBTI if yes how to use them,if no in what way can i model NBTI in SILVACO (or any other tool)??? thank you...
Hi,
I am working on SRAM and wish to find the static and dynamic power,in TANNER we use a voltage source and ( .power ) command and get the power but it is not working on SILVACO.so how do we find out the same in SILVACO??
Thankyou
while designing a SRAM i want to do scaling of transistors,L(length) is fixed by the technology node (90nm) but how do i decide the minimum width for the transistors?
Hi...
how do i find out the SNM of a 6T SRAM cell?theoretically it's fine to understand but how do i superimpose the plot of two inverters and how do i find the largest square?
thank you for your reply...
i did the design on some other system so library paths are different and that system is not accessible now,is there any way to change the library paths of that design now on this system ?
i tried to again include the .all file but it didn't help...!!!
I copied the tanner files from my friends system to mine,but schematic is not opening properly,it shows boxes in place of transistors,all libraries are included still i am unable to solve it,can someone help it???
"in an inverter we say when input in zero,PMOS is on and thus we get '1'(high) as output.now at 90nm node threshold voltage is -0.35 (approx) and thus to make this PMOS ON the gate voltage should be less than -0.35 (say for example -0.4)so how is this PMOS ON when GATE voltage is not below...
The threshold voltage of a PMOS is -ve for example (-0.35),still why do we say that pmos is ON if a zero is applied at the GATE?pmos will be ON only if the GATE voltage is below -0.35...!!!am i right?
can this concept be made more clear?
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.