Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Is there any method by which we can design an inverter with a particular delay (roughly in 100s of picoseconds), as I want to generate a duty-cycled clock as an incoming signal in one of my analog blocks? (P.S. I want to use the minimum number of inverters to achieve that delay.)
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
