Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
It turns out that writing to certain address requires an additional step (from the datasheet):
Transfer Register Map
Address 0x08 to Address 0x18 are shadowed. Writes to these addresses do not affect part operation until a transfer command is issued by writing 0x01 to Address 0xFF, setting the...
I am trying to configure an ADC using an FPGA. I can read the default values from the ADC register properly, but I'm unable to write to those registers.
The fpga clock is 48 MHz and serial clock for the ADC is 8 MHz. The VHDL code that I've written is given below.
LIBRARY IEEE;
USE...
I am working with a custom board that will be used for evaluating the performance of two measurement ADCs (AD9649 & ADS6143) at high temp. The output of the ADCs is connected to a Cyclone 3 FPGA. An SPI interface is used to gather data from the FPGA and log it into a computer. What I currently...
1. I am using an Aardvark adapter which has SPI on one end and USB on the other to log the data to a PC.
2. The way the board has been developed, both the ADC and the fpga share the same clock..so 48 MHz.
What I can maybe do is downsample the incoming waveform inside the FPGA so that the FIFO...
Hi! I'm working on a data logging project which involves an ADC, FGPA and an SPI interface. The way I am going about it is the following:
1. parallel 14-bit data from the ADC is stored in registers inside the FPGA
2. when i send a command to start reading the data from the registers using the...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
