Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi All,
In my Asynchronous implementation, i am taking the following way for generating the FIFO_EMPTY (fifo_full is not required for my case)
Depth of FIFO - 2 to power (n)
1: Write pointer (n+1 bit) is incremented in wr_clock domain.
2: Write pointer is grey coded.
3: Grey coded write...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
