Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hello,
Have a question on if it is possible to detect/create ATPG patterns for At-Speed faults in the path between 2 flops, 1st flop clocked at 2x and 2nd flop clocked at 1x ?
The path is a valid functional path
My assumption is the following will work, but not sure how to write the...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
