Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

DFT Scan : 2x to 1x clock path at-speed capture

Status
Not open for further replies.

anila.d90

Newbie
Joined
Aug 7, 2021
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
23
Hello,

Have a question on if it is possible to detect/create ATPG patterns for At-Speed faults in the path between 2 flops, 1st flop clocked at 2x and 2nd flop clocked at 1x ?
The path is a valid functional path
1628369194606.png


My assumption is the following will work, but not sure how to write the capture procedure for this:

Say i want to detect a slow-to-rise fault
SHIFT mode : d1 = 0 ; d2 = x (don't care 0/1) ; Shift_clk (same for both flops)
CAPTURE mode :
@launch : d1 = 1 ; pulse 2x_clk ;
@capture : pulse 1x_clk;

Please advice
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top