Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi, I know that we have zero VT in native mosfets. However, as from my post #3, I think that the author really meant to say that the threshold voltage can be reduced to negative value.
In this case, energy loss in the rectifier circuit is caused only by a resistive loss at forward bias...
I think the author actually meant to say the threshold voltage can be negative.
From the same article:
In this case, energy loss in the rectifier circuit is caused only by a resistive loss at forward bias condition. Therefore, PCE is almost determined by an effective on resistance of the...
I am reading about self-Vth-cancellation in CMOS rectifier circuit and the yellow text below makes me confused.
How is it possible for nMOS threshold voltage to become negative?
Hope someone help me out. Thank you.
broken link removed
Re: Vdsat in weak inversion - definition
I will try to find that. I am not sure which book. However, you can see the similar one from post #4 here by erikl.
According to this, the transistor in original post (Veff = Vgs - Vth =20mV) should be in moderate inversion...
It would be normal if the curve falls with Vds above 2V as ro decreases significantly with substrate current induced body effect.
- - - Updated - - -
Are you sure that this is 180nm process? If it is say 65nm process, the SCBE will be effective at lower voltage and reduces output resistance.
Does anyone know where can I get the real Gm equation in BSIM3/BSIM4?
I already tried to read BSIM3 and BSIM4 manuals but didn't see it mentioned anywhere.
Thank you.
Re: Injected current in current mirror
Thanks. Is there a logic that higher injected current will pull node VD2 closer to ground?
Yes, people ansewered there are experts and this make me supprised.
Re: Injected current in current mirror
Yeah, you are right. His initial prediction is wrong and that is confirmed by simulation result.
Another question is why the case i(M4) = 1uA and i(M2) = 0 doesn't happen?
Re: Injected current in current mirror
Thank you for these replies.
The conclusion is from Jacob Baker's lecture here at 30:44.
So, could you explain why there are different results?
Re: Injected current in current mirror
Well, sorry I forgot to add the question.
For the circuit above as the injected current equal to -1uA the current through M4 is 1uA and there is no current through M2.
What I am confused is why there is not a case that M4 current is 2uA and M2 current is...
Thank you for the idea.
Actually, it works perfectly and I did use it before. However in order to reduce power consumption I have to use big resistors. This causes some problem related to chip size and low transient response. For that reason, I would like to replace it by a CMOS circuit so the...
Is there an CMOS voltage translator or level shifter that works with the input voltage
outside of power supply range?
My power supply is 1.2V but the input voltage ranges from -0.4V to 1.3V.
I want to shift the input voltage to some level that is within the power supply range.
Thank you.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
