Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hello,
Does anyone know about a configuration in which I can use a 74163 circuit in order to divide-by-n? I mean, by presenting the circuit a 4 bit number at the ABCD inputs to give at one output (e.g. QD) the input clock frequency divided by the 4 bit number (decimal representation) ?
Any kind...
Hello,
Does anyone has an ideea on how can I implement a frequency divider with seven inputs and one output, which should divide clock pulse from one input by 1, 2, 3, 4, 5 upto 64 (based on a control signal given by other six inputs resulting the divided frequency on a single output) ? any...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
