Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi
I am writing verilog code for data compression techniques and I want to write 'z' in memory module. Also I would like to compare these 'z' values with logic 1 and logic 0. I know we can do it in simulation but what about synthesis. Can I do the same??? Is there any remedy to above problem...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
