Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I believe that you belong to an educational institute/organisation.
So I guess CAD tool Cadence is good enough for the transistor level design
At the worst case of you not having any access to use any CAD tool, you could use HSPICE with some freely available transistor model online (actually...
Sorry if I had misunderstood you earlier
I think this book by Richard should be fine for the system level design of sigma delta modulators.
Just go through some application notes about the delta sigma converters and you are then good to go ahead with the implementation.
Good Luck
Dan
the reply might come relatively late respective to the last reply but I guess I will write it anyways.
sorry pal. dont mistake me
but you really have to understand the common flow of the design before you rush yourself to finish just the project.
I strongly recommend it as I dont want any of...
Hi all,
Please suggest me the way to approach this question.
I guess that the dominant pole in this circuit is due to R and C in the load circuit.Am I correct or..
Dan
there should be a DC level given at the inputs of the differential amplifier
ideally, current mirror work as expected only when the Vds of both the current mirror transistors are equal.
Also make sure that you have the expected current out of the current mirror for the chosen transistor widths...
Thanks for the info.
Could you please suggest me the possible ways to implement the differential inputs from a single source in terms of MOSFET based gilbert cell.
Dan
sorry, but i dont understand your last statement
yes common emitter node is biased by a current source (ok..may be through current mirrors in actual transistor level design) in order to make all the LO stage transistors to be in correct operating region.
but how exactly i get 180 degree phase...
he he..sorry..yeah i understand now..was just careless....thanks
emitter followers: yeah in the second attachment(right side figure),the DC points are connected to LO inputs through a buffer (its buffer right or..?) and then a resistor from the supply..Its used for setting the DC points right...
hi all
i attach two screenshots of gilbert cell mixer where you can see that that single port is used to supply the differential signal
i also want to confirm my understanding why they have emitter followers at the input to set the DC point for LO stage transistors?
is it because they want to...
thanks so much for the reply.
points 2 and 3 are really helpful to know more about mixers
but, dont get me wrong, i cant understand point 1 as theory cant be so deviating from what I see in my simulation. may be i am doing something wrong too in calculations..if the frequencies are the reason...
Thanks
1.but the magnitude of difference is quite considerable and not so small enough to make that compromise
2. but in all the literatures they mentioned usually the term voltage conversion gain
3. thanks for it but why is it not possible to perform harmonic analysis after a certain level. do...
Hi all,
I have an interesting question regarding conversion gain. I have just simulated a single balanced active mixer and I get three different values of conversion gain..Yeah true..its crazy..Its quite obvious that I am doing something wrong and so I need some suggestions from you all...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.