Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by Amr El Dieb

  1. A

    how to extract multi cycle path

    I am working on a design that uses some cores from Designware. I took the generated .v netlist from the designware and start putting it in my top level and start the implementation on FPGA. I am using Xilinx ISE 7.1 to do the implementation, the design is working fine but i want to increase the...
  2. A

    differences between fpga's and cplds

    CPLDs are based on array of logic elements that can be routed together to form the complete function, like PLA and PAL. FPGAs are arrays of logic cells (logic blocks) that are connected through routing channels. each Logic block can implement a complete function of certian number of inputs and...
  3. A

    Problem with GCLK when synthesizing Synopsys DW

    warning:lit:176 yes you are right using BUF instead of BUFG is not a good idea, but the tool instantaints a BUFG in a non-clock nets, which means wasting of resources. My openion is that the only net that should use a BUFG is the clock net to use the global routing lines, but what about the...
  4. A

    Problem with GCLK when synthesizing Synopsys DW

    xilinx warning:pack:266 - the function generator The problem is that the DW instantaits the general purpose buffers as BUFG, in the mean time there are a limited number of BUFG in your FPGA which are only dedicated to the clock routing. So, one solution is try to manually replace the BUFG...
  5. A

    Linking local JTAG interface of MPU to the external JTAG of FPGA

    I have an embedded microprocessor that i want to implement on Virtex II FPGA, So can i link the local JTAG interface (debug interface) of the MPU to the external JTAG of the FPGA? Do any one has an idea if it can be done or not? if so, how it can be done? Thanks in advance
  6. A

    Need compact flash programmer

    Hi All, Does anyone have any idea about what is the best programmer avaliable in the market to use for programming a System ACE Compact flash card? I need to buy one but i don't know how to choose. can i use also to write to IBM microdrive. Thanks.
See more

Part and Inventory Search

Back
Top