Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by amny

  1. A

    gate level verilog test bench: how to solve problem (hold)

    Hello. please help me to solve my problem. I want to run my test bench on gate level Verilog netlist in modelsim. but I am getting the follower error: #**Error: /home/abbas/Desktop/pomyprfirst/tsmc18.v(7947): $hold( posedge CK:1170 ns, posedge RN:1170 ns, 500 ps ); # Time: 1170 ns Iteration...
  2. A

    emergancy need on tripple well model of 0.18 um technology

    but in the mosis test data EPI and non-EPI processes have the same NCH!
  3. A

    how can simulate inverter by Use TSMC 0.18um Process and BSIM3(V3.1) Model in hspice?

    absolutely there are some 0.13 um BiCMOS Technology. you can search on www.mosis.com. hope to be successful aziz. vali nemituni technology file download koniha! agar ye library kamel az 0.13 um peida kardi be manam bede ke kheili lazem daram.
  4. A

    emergancy need on tripple well model of 0.18 um technology

    thanks again erikl. Can you tell me about the range of typical NMOS's NCH in 0.18 um technology? The NCH of NMOS transistor in my technology file is 3.9E+17. Is this difference in NCH value of triple well an typical NMOS (3.2E+17 and 3.9E+17), regular?
  5. A

    how can simulate inverter by Use TSMC 0.18um Process and BSIM3(V3.1) Model in hspice?

    salaam each technology have a standard supply voltage that is recommend with the microelectronics fabrication foundries. these standards are due to the tox and thereby Vth and breakdown voltage of junctions. the standard supply voltage for 0.18 um technologies is 1.8 V. but it dosen't lead the...
  6. A

    emergancy need on tripple well model of 0.18 um technology

    tanks for your answer. but can you introduce me a reference on it. I should defend my assertion in my defence session. - - - Updated - - - tanks for your answer. but can you introduce me a reference on it. I should defend my assertion in my defence session.
  7. A

    emergancy need on tripple well model of 0.18 um technology

    Hi every one I really need the transistor model of an NMOS in 0.18 um triple well technology for simulation of circuits in hspice. It is due to my M. S. project and I have little time up to my defence session. I have some simulation results in 0.18 um TSMC mixed mode technology, but they are...
See more

Part and Inventory Search

Back
Top