Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I am working to understand the DMA which has an APB4 slave interface for configuration and a AXI4 master interface for DMA transfer. As AXI4 has axcache, axprot and axqos signals, I want to know that for a valid DMA transfer what will be the appropriate values for these signals considering...
I have been studying the DMA provided by Infineon in xmc-4100_xmc-4200 micro controller series. The link for this document is "https://www.infineon.com/dgdl/Infineon-xmc4100_xmc4200_rm_v1.6_2016-UM-v01_06-EN.pdf?fileId=db3a30433afc7e3e013b3c44ccd35c20"
For my first question, I know why hardware...
I am studying DMA and I have questions regarding to DMA. Questions are listed below, everyone will be highly appreciated to answer them and help me to understand the working of DMA. If you find any question IP specific then kindly give its general answer.
Q1) When DMA is a flow controller, in...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
