Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
axi interleaving
Hi,
Help me to understand the reasoning behind the following ordering rule imposed by AXI protocol for write data interleaving.
[AXI spec - Chapter 8.5 Write data interleaving]
"
Thanks in advance,
APC
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.