Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by alok_ky

  1. A

    Help me understand a CDM ESD protection

    Re: esd cdm protection circuits Yup..... What happens if substrate acquires positive charge ?
  2. A

    i2c driver glitch filter

    Hi, I'm going to work on I2C IO buffer, analog part. There is a requirement of 50ns/ 10ns glitch filter on the input filter. I want to know 1) from where this glitch originated ? 2) Whats specific about 50ns/ 10ns ? 3) why this glitch filter spec is not there in other IOs ? Thanks.
  3. A

    paper request- A Compact Rail-to-Rail Output Stage for CMOS

    paper request B. Sekerkiran, “A Compact Rail-to-Rail Output Stage for CMOS Operational Amplifiers”, IEEE Journal of Solid-State Circuits, vol. 34, pp. 107-110, 1999.
  4. A

    ADC: Max error - where this 0.5 LSB limit originated ?

    ADC: Max error Hi I noted that, in an ADC, when some inaccuracy creates any error, then this error is compared with the +/- 0.5 LSB value. It is always commented that this error has to be less than 0.5LSB From where this 0.5 LSB limit originated ? Will all the ADC errors not get added to...
  5. A

    low power delta sigma

    tutorials on delta-sigma modulators It does not exist at the above mentioned link, anymore. Can somebody upload this book ?
  6. A

    Where can I get the book by D F Hoeschele for adc and dac design?

    D F Hoeschele...dac Even I also need this book
  7. A

    need these ieee papers - related to adc testing

    Can anybody upload these papers ? I also need them.
  8. A

    Question about MOSCAP and the depletion region

    Hi, When the capacitance of a MOS is measured at high frequencies (assuming it is biased), then no inversion layer is generated, as there are no minority carriers (Assume that gate is biased positive and semiconductor is p-type). Then to compensate for the +ve voltage on the gate of the cap...
  9. A

    What is a tip implant?

    Can anybody tell me, what is "tip implant" ????
  10. A

    Need Statistical Modeling for Computer-Aided Design of Mos

    book request I need the above mentioned book...urgetnly....can anybody upload it ?????
  11. A

    Need Statistical Modeling for Computer-Aided Design of Mos

    book request Statistical Modeling for Computer-Aided Design of Mos Vlsi Circuits By Christopher Michael, Mohammed Ismail
  12. A

    Question about Fermi Levels at equilibrium

    Fermi Levels Analog Guru's thinking is the same as mine. Can somebody help me understand this fermi level doubt ???
  13. A

    Question about Fermi Levels at equilibrium

    Re: Fermi Levels If the workfunctions are different for the metal (say Al) and silicon, then How come the fermi levels become same at equilibrium. I know that band bending happens and make the fermi-leveals same ? What causes the bands to bend and make the fermi levels equal, when no current...
  14. A

    Question about Fermi Levels at equilibrium

    Hi, I know that in a pn junction, at equalibrium, the Fermilevels in the p and n sides reach the same level, because the elcetron will flow from both sides to the other side, untill the fremi - levels become equal. Now, I want to know, as to why, at equilibrium, the fermi levels in the metal...
  15. A

    Are the DFM guidelines given by the foundry?

    Re: DFM? Any papers/ books related to DFM are required. Added after 24 seconds: Any papers/ books related to DFM are required.
See more

Part and Inventory Search

Back
Top