Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by alchip

  1. A

    Equalizer and pre emphasis function for LVDS

    site:edaboard.com pre-emphasis Why add equalizer and pre emphasis block in LVDS TX & RX design? Any document or paper available? Thanks~
  2. A

    why FIFO can attenuate jitter ?

    For Tx & Rx design, we always add FIFO to decrease jitter. Could you explain or show that ?
  3. A

    Is PKS the best solution for physical synthesis with congest

    PKS v.s PC Is PKS the best solution for physical synthesis with congestion? Why not PC( physical compiler) work well?
  4. A

    Setup and hold violations

    how to avoid setup voilations Fixing setup violation is the first priority. You should use device to fix it. Hold violation is fixable even use metal.
  5. A

    Why clocks have 50% duty cycle in many designs ?

    Re: Clocks problem For double edge triggered, duty cycle is an issue such as DDR. For single edge triggered, duty cycle is minor factor.
  6. A

    Whats the maximal process variation on a chip?

    Re: process variation To make on chip variation minimum, you should use both stage match and metal match. For hold time check, you can use fast data and slow clock for back-annotated SDF.
  7. A

    Why do you add decoupling capacitor between VDD and GND?

    Re: decoupling capacitor Be careful not to add much, otherwise it will destroy recovery time.
  8. A

    How to control my clock to synchronize circuits

    Re: clock question Firstly you should make stage match with adding dummy. Secondly you should make metal match with wide metal.
  9. A

    solving setup time violation

    (1)size up=> if PR congestion, then (2)change logic=> doesn't work, then (3)make latency of CLK=>doesn't work, then (4)make more pipeline stages=>doesn't work, then (5)re-coding
  10. A

    how to calculate the swap rate by decoupling cap?

    In 16M gate count chip consuming 10W, how much percentage fillers should be swapped by decoupling cap? Is there any math equation to show the mechanism? where can find the reference document? Thanks
See more

Part and Inventory Search

Back
Top