Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
hi
can anyone tell me what is wrong with this code and circuit digram.maybe you think the are alot of unnecessary line,i know but this code for test.
port equ p2 ;lcd port
en equ p2.7 ;lcd en
rs equ p2.5 ;lcd rs
dr equ p3.4 ;ADC RD
rw equ p3.3 ;ADC RW...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.