Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hello,
I need to design a three branches charge pump with total current of 10-uA. roughly each branch with 3.3-uA. I searched many low/Ultra low power CP architectrues, but didn't find any thing that low. I'm working on TSMC13RF technology. Do u know any design/Arch that may help ?!
Thnx...
Do you, please, have any curves for their I-V characteristics ?
Do you know which [PDK - TSMC Design kit] can I find them to be able to simulate these devices on cadence?
Hi all,
I'm a bit new in analog design. I'm currently working on a Low power Voltage Reference (Band-Gap) circuit on Cadence.
I'm working from a paper introducing some interesting architectures for that. The problem I'm facing is this structure uses 130-nm technology devices called NHV...
i'm new at design issues as well. i'm facing the same error when running the autoroute tool on Virtuoso layout editor-XL. if you have reached any thing about that. If you can help, it would be such a great help. there isn't many talks on that issue.
I'm using Cadence 5
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
