Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
any one can suggest the topic to me in vlsi ,vhdl or verilog for mtech (elcetronis & communication ) as major project for my good future i know vhdl , little bit verilog.
i have duration of 4 months
thanks ........
why currently verilog is hot language than vhdl ?
i heard,my friends who are working in front end design they are says that proj are all in verilog only today ? they are in the field of" ip cores "
quest on OPAMP
please say to me how to execute vhdl program which has Test bench
in QURTUS II V5.1 (evaluation) or ACTIVE HDL 7.1(Evalution) please reply as soon as possibe than Q[/b]
iam doing project on " jpeg implimentation using vhdl lang &simulate in fpga" please help me how to do ihave a knoledge of some what in vhdl what should i study for this ,and give some sugessions than Q..
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.