Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Re: How is "10% reduction in drain current" criterion related to MOSFET failure rate?
Thank you for your reply. I asked in this "analog design" board because I thought analog designers would know this kind of issue better. The situation is indeed for digital logic gates, when the FETs could...
How is "10% reduction in drain current" criterion related to MOSFET failure rate?
Hi, all,
I am studying the MOSFET failure due to Hot-Carrier Injection, and saw this criterion mentioned in all kinds of papers, but none gives the reason.
Is the MOSFET just considered as "bad" or...
Thank you for the help!
It is not very fast, about 20MHz at most.
Delay can be as much as 50nS.
Current is not a problem here, but board area is. So I am hoping to find some IC that has many channels, which could act like a buffer or level shifter. Do you happen to know any IC that can do...
I am designing a PCB for my project, where I need to shift the voltage by 1.65V:
My circuit output has a logic level of -1.65V(0)/+1.65V(1), while the FPGA I am using accepts 0V(0)/3.3V(1) logic.
What kind of chip should I use between my circuits and FPGA? I looked into numerous...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
