Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
flash adc is achieved using high speed comparator..
it has 3stages; preamplifier, latch/buffer...
preamplifier is for gain(least required) and freq response(mostly)...
why do we use latches/flipflops in the following stage..
cmos comparator design
flash adc is achieved using high speed comparator..
it has 3stages; preamplifier, latch/buffer...
preamplifier is for gain(least required) and freq response(mostly)...
why do we use latches/flipflops in the following stage..
how can one choose speed of comparator if the input signal frequency is mentioned.. does it depend on sample frequency or what? and how to choose sampling frequency also.. i think it depends on nyquist rate.. but how much speed of comparator can be taken?
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
