Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Re: [FPGA Xilinx Virtex5] Clock Multiplexing "glitch-fr
@nicoxp31: Even I have faced the same problem. If you have a clock gating module in your design, the Synplify tool automatically inserts a global clock buffer.
But the question is if a person has more than the stipulated 32 clock buffers...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
