Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi! I am studying medium-voltage cables for a project and I have a question.I am running a simulation program for cables and it doesn't allow me to combine armour with jacket.I want to simulate cables like N A2XS( F)2Y and I can't understand if it's copper screen (wires and tape) refers to...
I am looking for vde din standards for medium voltage cables. I want the characteristics - dimensions for the screen and other layers that these cables consist of. I think that VDE DIN 0276 is the one I have to find. Can anyone help me?
Hi,
does anybody know the minimum gate width in cmos08??Which design rule is about that dimension? (r201)?
For example, in cmos12 i think that the minimum gate width is 4lamda = 2,4 um.
Hi! I am trying to study the effect of slew rate on the output of a buffer , for different values of frequency and amplitude (of the input).As an input I use a rectangular pulse(VPULSE).Does anyone know which model of opamp I should use on Pspice ? I tried to use LM741 but I think it didn't...
I am trying to run this circuit on pspice.I use a square wave as input.The output should be a triangular pulse.Does anyone know if there is a mistake? Thank you
Thank you very much!It worked!
Added after 21 minutes:
shall i use the same part (vpulse) in order to generate a rectangular pulse? is there any better way?
Does anyone know where i can find a library for pspice that includes Vramp?? (I have 9.2 Edition) Cause I am trying to generate a saw tooth pulse for a circuit. Thank you
I am trying to estimate the length of a rectangular window that is needed in order to distinguish the peaks of 2 sinusoids.For example : signal x[n]=exp(i*w1*n)+exp(i*w2*n). Can anyone help me? I found that https://ccrma.stanford.edu/~jos/parshl/Analysis_Window_Step_1.html but I think I cannot...
i am trying to study the frequency response of the parametric equalizer that is attached.I tried to do the simulation using pspice but i don't know if there is something wrong with my project . (that is also attached).Can anyone help me?
darlington pair
Does anybody know if there is an upper limit of the gain of a Darlington pair??For example,if b1=100 and b2=250,is it possible to have a darlington pair with gain β=100*250=25000??
Thank you very much!They were really flexible about the ripple and cut-off frequency.So I can choose any of these.I do have a spice simulator so I could run any schedule.However,i chose to use a sallen-key topology.I hope that it's not a bad choice.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.