Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by a.akbari61

  1. A

    Some questions about body connection. please replay

    thanks sree_lakshmi Could you please show me how to use substrate ring for a group of transistors ? And what about q. 3 & 4?! Best
  2. A

    Some questions about body connection. please replay

    Hi everybody I have some questions and need your help: 1- why body connection is important? (I know one of the reasons. see q.3) 2- I have designed a simple circuit at schematic level. I have connected the bodies of all mosfets to correct voltage level. I use LayoutXL in cadence to create...
  3. A

    What does the rf mean in TSMC18rf library?

    Re: About TSMC18rf Thanks erikl I have few more questions. 1- witch process should one use for KHz application? 2- Is there any matter if one uses rf process for KHz application? And does it need special configurations? 3- Are the processes different at final cost? Thanks
  4. A

    What does the rf mean in TSMC18rf library?

    Hi everybody I want to know what does the rf suffix at TSMC 180nm library mean (tsmc18rf)? thanks
  5. A

    Request for a sample layout at TSMC 180n tech.

    Hi everybody I am new to layout design. I need some sample layouts at TSMC 180nm. sometimes I face simple questions that a good sample layout can help me. Could anyone help me please. Thanks
  6. A

    Suitable metal layer for CLOCK signal in digital designs

    Hi everybody What is the suitable metal layer for CLOCK signal in large digital design (Transistor numbers>1000000)? and why? Could you please introduce me a good reference describing such subjects? Thanks
  7. A

    How many metal layers is available at TSMC 180nm tech.?

    Hi everybody I have 2 questions: 1- How many metal layers is available at 180nm technology of TSMC? 2- Is there any restrictions on the number of metal layers to use? Thanks
  8. A

    How can change background color in virtuoso schematic editor

    Re: How can change background color in virtuoso schematic ed Thanks my GOD I am very very happy that I could change the background color from Black to white! :D :D :D :D :D :D :D :D :D :D :D :D :D :D :D :D :D :D :D :D :D :D :D :D And I want to share this happiness with you by telling you...
  9. A

    How can change background color in virtuoso schematic editor

    Re: How can change background color in virtuoso schematic ed Thanks for your replay rfsystem. At Display Resource Editor, I found background drawing and changed its Fill and Outline colors from 'black' to 'white' and saved it in a new .drf file, then I exited this window and loaded this new...
  10. A

    what is the importance of clock enable signal?

    Hi bigdogguru No. this is not a rhetorical question. Infact I want to choose one of the mentioned solutions by a strong statistical reason. if for example at 60% of application the clock enable is connected to a fixed active voltage level then it is better to choose the second solution because...
  11. A

    how do you deal with black backgrounds when preparing report

    Hi everybody I have trouble with the black background of Cadence tools (for example in virtuoso schematic editor) when I want to prepare my reports. How do you deal with this problem? thanks
  12. A

    How can count the number of MOSFETS at a hierarchical design

    Hi everybody How can count the number of MOSFETS at a hierarchical design at virtuoso schematic editor? Thanks
  13. A

    what is the importance of clock enable signal?

    Hi everybody I have a statistical question about the application of clock enable signal. I want to know How many percent of applications connect the clock enable to a fixed active voltage level (and what are some of these applications?) and How many percent of applications connect the clock...
  14. A

    How can connect two or more terminals without wiring?

    Hi everybody I want to connect for example the Vdd terminals of all components together without using wire at virtuoso schematic editor. In some other softwares we can use labels to do this. at cadence I can use Pins to do this but I am afraid that get into trouble at next steps of my design...
  15. A

    A Large circuit and printing problems?

    By thanks to those send above replies , none of them could help me :cry: I use IC5 and you can detect my problem at attached picture. Do you know any other useful methods?
See more

Part and Inventory Search

Back
Top