Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
the max number of pins in a PADS logic cae decal?
when i use pads logic to design a cae decal, the part pins is more than 2000, but the cae decal i designed in the logic is disordered. the max page size of pads logic cae decal is 32000*60000, it usually means max 600*2 pins. so how can i do...
hello, in PXI-1, it says that PXI_TRIG[0:7] shall be terminated at both ends of PXI_TRIG[0:7] on the
backplane, but in PXI-5(PXI Express Hardware Specification), it only says that PXI_TRIG[0:7] shall be
terminated at both ends of PXI_TRIG[0:7], not state on the backplane or peripheral, so...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
