DESIGN OF THE SINGLE CYCLE MICROPROCESSOR USING VERILOG HDL

Here I have uploaded my designed single cycle 8-bit CISC microprocessor using Verilog HDL. So Let's see and try your own as per your specification.

First of all, as we know CISC microprocessor has separate instruction memory and data memory so here I have make two text file for that and then designed one by one block of the microprocessor such as clock generation, ALU(Arithmetic Logical Unit), File reading as well as writing back, ...etc.

For code click here

Comments

There are no comments to display.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…