Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

ZYNQ - SDRAM interface

Status
Not open for further replies.

engr_joni_ee

Advanced Member level 3
Joined
Nov 3, 2018
Messages
750
Helped
2
Reputation
4
Reaction score
4
Trophy points
18
Activity points
6,231
Hi, I am working on a PCB layout that include MT41K256M16 (SDRAM-256M16-DDR3L) connected to ZYNQ7030. I have some questions.

1- What is data rate on DQ [0:15], for speed grade -187E ? According to page 1 of datasheet, the data rate is 1066 MT/s, is this mega transfer per second ? If yes then can we say because of DDR the digital data byte line DQ [0:15] will actually be signal of 533 MHz, right ?
2- Do I need to match trace length of DQ [0:15] also with ADR [0:12] ?
3- How much mismatch in length is appropriate ? I am having all DQ [0:15] between +/- 200 mil.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top