Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

XADC Artix-7 licence

Status
Not open for further replies.

shawnmk123

Junior Member level 3
Joined
Jun 12, 2012
Messages
25
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,283
Activity points
1,498
Hello,

I'm using the XADC in Artix-7.

Please inform if this feature is free to use or is it a paid licence?

Can I use this feature by directly connecting the pins to ADxP/ADxN pins of the FPGA?

I'm building a custom FPGA board. I'm pretty new to FPGA PCB layout. Please help.
 

You should really learn to read and find the documentation. Install the Xilinx Document Navigator if you haven't. It makes searching for documents and topics very easy.

Here are some of the documents that tell you how to connect those pins.

XADC layout guidelines, XAPP554

Driving the XADC inputs app note XAPP795

and finally the user guide for the XADC, UG480

Oh yeah about your other question it's free, it's already built into the device (hard IP) and can even be seen to work, just by connecting the JTAG cable and opening chipscope or in Vivado opening the hardware manager. There will be a XADC already there that allows JTAG to monitor the VCCINT and die temp.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top