Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
generally in a circuit the output impedance is kept constant especially in digital circuit since the output is mostly voltage the output impedance is maintained as low as possible..... the main problem is PMOS is more resistive... this is one of the reasons i know.........
The majority carrier for a NMOS are electrons and holes for a PMOS. Electrons move about 2x faster than holes so NMOS have more drive per capacitance. To get the same drive strength of a NMOS the PMOS has to be 2x bigger than the NMOS causing the circuit to see more load due to the extra capacitance.
Electrons are majority carriers in NMOS but whols are in PMOS , and mobility of electrons are higher that is one of the reason it prefering over PMOS ...
because of mobility it becomes faster and requires low power as well.....
In most technologies PMOST have larger threshold voltages, so NMOST is preferable for low power, if you don't use CMOS. Besides the faster speed (electrons) already mentioned in the above post.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.