Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Why use active-low in bus signal definition?

Status
Not open for further replies.

tony_taoyh

Full Member level 2
Full Member level 2
Joined
Oct 20, 2004
Messages
131
Helped
6
Reputation
12
Reaction score
3
Trophy points
1,298
Activity points
1,785
In my BUS specification, some control signal is defined
as active-low.

what is the advantage to do like that?

Thanks a lot.
 

It makes the system faster. Putting an extra inverter in that part of the signal path would cause extra delay.
 

But, during the design, most signal is active high..
And we must use one inverter to do the transformation.

Thanks.
 

active low may be quick to be asserted. The signal change from high to low is through NMOS transistor, which have better driving strength than PMOS.

this technique is often used in memory array.
 

Maybe for speed, but dont care about it in your design.
 

Posted: 18 Feb 2005 3:07 Post subject: Why use active-low in bus signal definition?

--------------------------------------------------------------------------------

active low may be quick to be asserted. The signal change from high to low is through NMOS transistor, which have better driving strength than PMOS.

this technique is often used in memory array.

great right ,for memory use active low, for compatible reason, so now system use active low
 

HI, Maxnail,

Thank you for your good reply.

It make sense.

Thanks a lot.

Best Regards,
Tony
 

another reason is that the nmos transistor is more easily fabricated than the pmos transistor and of cause the required processes during the fabrication and the money required in the doping process.

Since the substrate is often P-style, then the nmos transistor can be fabricated using only one time of doping with B(oron).
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top