Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
often we use higher metal as clock routing, for example in a 6al proc,we use 6al and 5al as clock routing, of course we can use 5al and 4al as clock routing.
the parasitic res of thicker metal is small.
Clock nets r highly switching nets and needs less delay to reduce the skew,slew etc...
high metal layers have less resistance and in order to reduce the crosstalk we use shielding or isolation
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
