Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Why do we write a golden model in C/C++ ?

Status
Not open for further replies.

shwetha100

Junior Member level 1
Junior Member level 1
Joined
Mar 9, 2010
Messages
19
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Florida
Activity points
1,410
Hello,

I want to know more about this golden model stuff.. I know that when hardware spec is available, first thing to be done is to write a golden model for it in C/C++. What I am not sure about is why we have to this?? Why can we not write the verilog code for design directly????
 

Golden model?

The idea is that it's easier to write a functionally correct model at a higher level abstration, such as in C/C++. This then gives you something to verify the HDL against. It's not a good idea in all cases and quite often, HDL will be coded and verified on its own.
 

Re: Golden model?

now mentor has special tools can auto-translate the c model into RTL!
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top