Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
While cap load is more meaningful as the amount of time a driver takes for its output to reach the new logical value depends on time taken to charge the capacitor at its output, but due to resistance between the output of driver, and input of next cell, the effective load of the receiving cell might be less at the driver ( search for resistive shielding).
Also, if you don't consider resistance, there is not slew degradation from output of driver to input of receiver, which again is not true.
In early prelayout stages while using wireload models, we do tend to ignore resistive load, as we are just modelling the parasitics.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.