Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Actually I,m working on optical clock distribution in IC.In that case I would go for a top layer having a siO2 cladding and Si core layers so that a fiber can be realised within the chip.In that case what are tyhe difficulties faced by a fab lab.BecaUSE I need just one more layer and that is all..
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.