Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
1.if ur input is only 0 and 3V, u can simply use analog switches to switch 0.5V and 1.25V to the output.
2. if ur input is in range 0 to 3V, u should use ordinary level shifting ckt (can be found on text books talking about CMOS IC design) with top rail supply by 1.25V and bottom clamping at 0.5V
Use an ordinary inverter with PMOS source to 1.25V while NMOS source to GND. This will produce swing of 0~1.25V swing.
Now, in order to clamp to 0.5V, u need to stacked additional PMOS biased with 0V (assume that your Vtp is 0.5V), on top of the drain of the NMOS.
1.25
|
(P)
|
|---- out
|
(P) <---bias with GND
|
(N)
|
GND
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.