Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Which language is better Vera or Specman E ?

Status
Not open for further replies.
vera Versus specman

Vera is not so popular as Specman. So it is wise to learn Specman rather than Vera.
 

Re: vera Versus specman

Also the e language which is supported by Specman is IEEE standard.
 

Re: vera Versus specman

As a TOP 5 semiconductor company, we use e for several years, it seems a very successful approach to mix e based verification with the traditional HDL based directed tests. However, we are also developing apporaches fully based on e.

E is powerful because its ability to handle temporal expression, functional coverage, and its constraint based random generation. It seems you can
verify everything using e as far as you can define it clearly in the spec.
I like e. No need to mention, it is a little bit difficult to learn, and to master
than any other languages as far as I know.

e is also powerful for system-level verification, because you can sample any
HDL signal in the DUT. But it could be a little bit slow. Of course, the performance
is much dependent on the quality of your e verification environment.
 

Re: vera Versus specman

hi
For h/w guys(VHDL,verilog) migration to specman will be tough since e is completely based on aop. for people already workig in vera migration will be much easier since they will be strong in oop. they can master aop fast.

Vera eventhough an oop based language u can use 'verilog style' coding purely using tasks and functions without using class and all. but that way u will not be using the real potential of vera.

vera has almost all features of specman but its constraint solver is not as robust as specman and its functional coverage has to be improved a lot. but they are improving it fast. overall you can say that specman has edge but vera is catching up. moreover with system verilog coming more focus will be given to vera eventually.
 

Re: vera Versus specman

hi,
using e-language we can do functional verification
while using vera we can do formal verification.
i think both are need to learn.
with regards,
srik.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top