Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

When will the hold time violations occur?

Status
Not open for further replies.

mallikmarasu

Member level 3
Joined
Dec 21, 2006
Messages
58
Helped
3
Reputation
6
Reaction score
1
Trophy points
1,288
Activity points
1,703
hi,
when hold time violations will occur ?what is the effect of hold time violations?
how to fix it .
 

hold time violations

Hold time violation i.e. min. time violation, means that data input signal to a storage element(eg. F.F.) changs too quickly before the value of input signal be safely stored in it.
 

hold time violations

Hi All,

the hold time violation is the time when the change in data signal is effecting the previouse clock data change.the hold time violation will be eliminated by inserting the delay/buffer cell in the data path.

regards,
ramesh.s
 

Re: hold time violations

Hey
You can also have a look at this :
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top