Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Clock Tree Synthesis (CTS) is the phase after placement where the layout guys design the interconnect geometry (clock tree) that connects the clock to all the cells on the chip that uses the clock.
Major design golas of CTS is to
1. Minimize the clock skew
2. Optimize the clock buffers to meet the skew specifications
3. Minimize the clock tree power dissipation
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
