Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
The basic constraint is DRC, LVS, Timing, Crosstalk issues.
It depends on what routing you are doing. If it is a power routing, then there are few other things like EM/IR issues that has to be taken care of. If it is clock routing, then double spacing and shielding for high frequency clocks for Signa Integrity purposes. Also in order to meet the timing, needs to do onger or shorter routes.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
