Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

What is the difference between Behavioral Simulation and Post Translate Simulation ??

Status
Not open for further replies.

OmarMokhtar

Newbie level 1
Joined
Feb 20, 2011
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,291
Hello Every Body ..

in Digital IC Design using Xilinx ISE Webpack , we've 4 types of simulations ..
1) Behavioral Simulation ..
2) Post Translate Simulation ..
3) Post Map Simulation ..
4) Post Route Simulation ..

I Know that the behavioral Simulation deals only with the HDL Code not with the synthesized circuit .. And I Know that the Post Map Simulation simulates with the Gates Delays .. And The Post Route Simulation Simulates with the Routing Delays and The Actual Circuit Delays inside the FPGA ..
Am I Right ????
But i'm bit confused about the Post Translate Simulation .. I Realize that its results are the same as the Behavioral Simulation (With out any kind of Delay) ..
What is the Post Translate Simulation Used For ?? What is the difference between it and the behavioral Simulation ??

Thanx Very Much ..
 

2) Uses structured simprim library - no delays involved,
3) Uses simprim + SFD file containing estimated delays,
3) Uses simprim + SFD file containing real delays in your design.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top